Circuit design with Independent Double Gate Transistors by M. Weis et al.
Adv. Radio Sci., 7, 231–236, 2009
www.adv-radio-sci.net/7/231/2009/
© Author(s) 2009. This work is distributed under
the Creative Commons Attribution 3.0 License.
Advances in
Radio Science
Circuit design with Independent Double Gate Transistors
M. Weis, R. Emling, and D. Schmitt-Landsiedel
Technische Universit¨ at M¨ unchen, Lehrstuhl f¨ ur Technische Elektronik
Abstract. Circuits with transistors using independently con-
trolled gates have been proposed to reduce the number of
transistors and to increase the logic density per area. This
paper introduces a novel Vertical Slit Field Effect Transistor
with unique independent double gate properties to demon-
strate the possible advantages for independent double gate
circuits. A new adder circuit is proposed, where the power
could be reduced by one ﬁfth and the area by on third com-
pared to a tied gate conﬁguration.
1 Introduction
Transistors with two gates have been investigated from the
early days of semiconductor devices – namely the “Unipo-
lar ‘Field Effect’ Transistor” proposed by Shockley in 1952
(Shockley, 1952). However for the last decades the single
gate MOSFET in planar integrated CMOS technology dom-
inated the semiconductor industry. Enormous progress has
been made to scale transistors to ever smaller dimensions to
obtain faster transistors, as well as to lower the effective costs
per transistor in terms of transistors per area. With scaling
device dimensions and increasing short channel effects, mul-
tiple gate transistors have been investigated to obtain an im-
proved gate control. However multiple gate transistors can
do more than just overcome the problems of increased short
channel effects. If the multiple gates can be controlled in-
dependently, the logic functionality per transistor and logic
density per area can be increased too. The basic concept of
independent double gate transistors for logic circuits is dis-
cussed in Sect. 2. A novel transistor with excellent inde-
pendent double gate properties is introduced in Sect. 3. The
impact on circuit design using independent double gate tran-
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sistors is outlined in Sect. 4. Basic NAND and NOR circuits
are shown in Sect. 5 and adder circuits in Sect. 6.
2 Independent Double Gate Transistors
Standard CMOS transistors within logic circuits can be seen
as a switch where the gate turns the transistor “ON” and
“OFF”. Using more than one gate, the behaviour of the
switch depends on the number of controlling gates and ad-
ditional logic can be implemented into one transistor. Tran-
sistors using independently controlled gates are not limited
to two gates, but for reasons of the transistor geometry and
the connectivity of the terminals it is convenient to use only
two gates. Independent double gate transistors can be used
to implement a logic “OR” or “AND” functionality within
one transistor. For the “OR” type transistor this means that
if gate 1 is “low” and gate 2 is “high” the transistor is turned
“ON” and vice versa for gate 1 is “high” and gate 2 is “low”
(where “low” and “high” are the logic voltage levels). Sim-
ilar as for the “AND” type transistor and the gates biased in
the same way as just described the transistor is turned “OFF”.
For the rest of the paper this is referred to the “independent
gate conﬁguration” (IGC). For the case that both gates are
“high”, the transistor is turned “ON” for a n-type transistor
and “OFF” for a p-type transistor and vice versa for both
gates are “low”. For the rest of the paper this is referred to
the “tied gate conﬁguration” (TGC), where the transistor can
be treated as standard transistor with one gate only using the
standard transistor symbols.
For CMOS multigate (or FinFET) transistors the “OR”
can easily be implemented, as for the double gate transistor
there are two parallel inversion channels. However imple-
menting the “AND” functionality is rather difﬁcult for the
IGC, as the transistor must turn “OFF” though one gate is
still “low” or “high”, which leads in general to a signiﬁcant
leakage current. Circuits proposed in Chiang et al. (2006)
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Fig. 1. Vertial Slit Field Effect Transistor.
and Mukhopadhyay et al. (2005) using transistors with the
“AND” functionality suffer from these high leakage cur-
rents. Recently published Vertical Slit Field Effect Tran-
sistors (VeSFET) can offer “OR” and “AND” functionality
without suffering high leakage for the “AND” type device
for the IGC (Maly and Pﬁtzner, 2008; Weis et al., 2008; Lin
et al., 2008).
3 Vertical Slit Field Effect Transistor
The VeSFET was developed in order to achieve an extreme
regularity in layout of integrated circuits (Maly, 2007; Maly
and Pﬁtzner, 2008). The implementation shown in Fig. 1
provides a square shaped unit device built on a silicon on
insulator (SOI) substrate and all transistors are isolated from
each other. The geometry in Fig. 1 is based on a standard
feature size represented by the radius r. The four terminals
are implemented using vertical metal pillars. The channel
volume is deﬁned by the distance between the source and
drain terminal as well as the height h and the width of the
vertical “slit” between the two gates.
3.1 Working principle of VeSFET
The VeSFET is a pn-junction-less transistor with a gate con-
trolled bulk current using either a p- or n-type substrate for
the complementary transistor types. It can be regarded as
a hybrid of a Junction Field Effect Transistor (JFET) and a
MOSFET. The operation is JFET-like because it is based on
transport of majority carriers in a bulk channel, whose effec-
tive width is controlled by depleted regions induced by two
gates on both sides of this channel. The gates, however, are
separated from the channel by an insulating layer, like in a
MOSFET. The difference to the MOSFET is that the current
is not bound to an inversion channel but ﬂows through the
whole bulk volume between source and drain terminal. In
the off-state the depletion regions induced by the two gates
ﬁllthewholechannelandthedeviceisnon-conducting. Fora
normally “OFF” transistor the gate material has to be chosen
such that for a n-type transistor and the gates biased “low”,
the depletion widths are close to their maximum expansion,
and vice versa for a p-type transistor and the gates biased
“high”. Applying appropriate voltages to the gates the deple-
tion regions withdraw and a conducting path from drain to
source is established.
3.2 Independent Double Gate Operation of VeSFET
Modulation of the depleted regions induced by the two inde-
pendently controlled gates can implement “AND” and “OR”
functionality. This can be achieved via low and high sub-
strate doping, as the depletion region is a function of the sub-
strate doping for a given set of geometry and applied voltages
at the terminals. The independent double gate feature of the
VeSFET is illustrated in Fig. 2.
For the OR-type the depletion regions from gate 1 and gate
2 are overlapping in the middle of the channel for the case
that both gates are “low” and the transistor is turned “OFF”,
as shown in Fig. 2a. The overlap region must be at least in the
range of the debye length to ensure the transistor is “OFF”. If
an appropriate voltage is applied to gate 1 the corresponding
depletion width will withdraw. A conducting path between
source and drain will be established as shown in Fig. 2b and
the transistor is “ON”. The complementary case for gate 2 is
showninFig.2c. Applyingavoltagetobothofthegatesboth
depletion widths will withdraw and the maximum opening of
the channel is established, see Fig. 2d.
For the AND-type the depletion width of the gates reaches
totheoppositegate, seeFig.2e. Hencetheoverlapregionex-
tends over the whole channel and the transistor is “OFF”. If
nowavoltageisappliedtogate1thecorrespondingdepletion
region will withdraw. However the depletion with resulting
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Fig. 2. Independent Double Gate for VeSFET OR- and AND-type.
from gate 2 prevents establishment of a low-ohmic connect-
ing path between source and drain as shown in Fig. 2f. Con-
sequently the transistor is “OFF”. The complementary case
for gate 2 is shown in Fig. 2g. Only if an appropriate voltage
isappliedtobothgatesalow-ohmicconnectingpathbetween
source and drain can be established as shown in Fig. 2h.
From device simulation low power optimized transistors
were derived, where Fig. 3 shows the transfer characteris-
tic for p- and n-type for IGC and TGC and introduces the
transistor symbols (Weis et al., 2008). The transistor dimen-
sionsusedforthecircuitsinthispaperaretox=4nm, r=50nm
and h=320nm with substrate dopings of 1.5×1017 cm−3 for
the AND-type and 5×1017 cm−3 for OR-type using polysil-
icon as gate material. For the AND-type IGC good turn-off
is achieved with “OFF” currents around 4nA and 2nA for
n- and p-type. TGC “ON” currents are 2.2µA and 2.8µA,
respectively. For the OR-type TGC the “ON” currents are
22µA and 12µA for n- and p-type and for the IGC the “ON”
currents are 2µA and 3µA respectively.
4 Impact on circuit design
From circuit design perspective the use of independently
controlled transistors can reduce the number of transistors, as
two transistors connected in parallel or series can be merged
into one transistor, which is exemplary shown in Figs. 4
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and 5. This technique reduces area, transistor stack height
and power consumption. However all independent double
gate transistors have in common that for the IGC the tran-
sistors “ON” and “OFF” currents are degraded compared to
the TGC. For “OR” type devices this leads to higher gate
delay and for the “AND” type devices this leads to higher
leakage for the IGC. For this reason during times when the
circuit is inactive input patterns should be applied in a way
that both gates are at the same potential to reduce the leakage
to a minimum. Multiple devices can be used in critical paths
to compensate for the lower drive current in IGC. However
there are cases where the TGC is a better choice instead of
using multiple IGC. For this reason a trade-off between area
reduction, gate delay and leakage has to be chosen when us-
ing transistors with independently controlled gates. The use
of IGC is best for gates with small fan out and short capaci-
tive wire loads.
In the following circuits using VeSFET with indepen-
dently controlled gates are investigated by simulation. The
proposed circuits are not limited to VeSFET and could be
implemented with any type of transistor with independently
controlled gates offering the “AND” and “OR” functionality.
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Table 1. 2-input NAND and NOR for VeSFET and CMOS PTM.
conﬁ- power leakage current rise/fall rise/fall
guration [nW] min/max [nA] time [ps] delay [ps]
4a VeS 7.12 0.17/3.50 32.6/83.8 37.1/24.5
4b VeS 6.23 0.09/29.5 34.3/58.7 36.4/23.9
4a PTM 11.75 1.88/5.14 38.9/74.5 16.9/21.6
4c VeS 10.12 0.06/1.74 143/53.6 72.7/26.7
4d VeS 3.75 0.01 / 2.31 177/96.4 89.5/59.4
4c PTM 13.74 0.07/5.25 140/27.2 70.8/9.6
5 2-input NAND and NOR
Two input NAND and NOR gates in static CMOS are built in
general with four transistors. Using independent double gate
transistorsthenumberoftransistorscanbereducedfromfour
to two, merging transistors in parallel and in series as shown
in Fig. 4. As mentioned in the previous section this will
impact the power, delay and leakage currents. This struc-
ture was shown for the ﬁrst time in Chiang et al. (2006) for
double gate MOSFET, but with extremely high leakage in
the independent gate conﬁguration. A two transistor NAND,
NOR using independent double gate VeSFET is compared to
a four transistor NAND, NOR using OR-type VeSFET and
to 65nm CMOS based on the predictive technology model
(PTM) (NIMO, 2008). The input is a piecewise linear volt-
age source with 50ps rise and fall time. Each gate under
test drives four identical copies of itself as load. The power
for VeSFET compared to CMOS is reduced up to 40% due
to lower device capacitances of VeSFET. Comparing IGC to
TGC VeSFET the power can be further reduced by more
than 10%. The leakage current for the IGC VeSFET gate
is strongly dependent on the input pattern. For the case that
bothgatesareonthesamepotentialtheleakagecanbesignif-
icantly reduced. However if the gates are on different poten-
tial the leakage can be increased by a factor of 8. Therefore
clever input patterns should be applied during times when
the circuit in inactive. The delay and the fall and rise times
for all conﬁgurations for NAND and NOR are in same or-
der of magnitude. The results are shown in Table 1 where
the conﬁguration refers to the circuits in Fig. 4. For the case
that the NAND or NOR gate drives a ﬁxed load capacitance
of 1fF the TGC VeSFET implementation is up to a factor
1.8 slower than CMOS 65nm PTM and the VeSFET IGC is
up to 3 times slower than the TGC VeSFET. However the
power is reduced comparing CMOS and TGC VeSFET and
can be further reduced using IGC VeSFET. Independently
controlled double gate transistors can reduce the power, and
the transistor count, respectively area reduction up to 50%,
but it comes at the cost of an increased delay.
Table 2. One bit full adder.
average minimum maximum maximum
conﬁ- active standby Sum Cout
guration power power delay delay
5a, OR 243.09nW 16.091pW 340.45ps 198.69ps
5a, AND 172.90nW 2.5957fW 2.9069ns 1.3101ns
5b 207.58nW 85.89pW 1.3998ns 1.1076ns
5c 203.14nW 8.863nW 1.2928ns 590.84ps
5a, PTM 220.81nW 65.41pW 327.58ps 245.79ps
6 Adder circuits
A new one bit full adder circuit using independent double
gate VeSFET is proposed, which will be used to build a 16
bit ripple carry adder. Primary goal was to reduce the area
and the transistor count. To ﬁnd a metric for comparison all
transistors are minimum sized. The area of the CMOS layout
is assumed equal to that for TGC VeSFET. The independent
gate VeSFET circuits are compared to the tied gate circuits
using VeSFET as well as to 65nm CMOS based on the pre-
dictive technology model (PTM) (NIMO, 2008).
6.1 One bit full adder
For the one bit full adder the standard mirror adder proposed
by Weste is used (Weste and Harri, 2005). The tied gate
conﬁguration has 24 transistors without output inverters for
the sum and the carry signal as shown in Fig. 5a. With in-
dependently controlled gates the transistor count can be re-
duced by one third to only 16 transistors. Two different cir-
cuits are shown in Fig. 5b and 5c. For the circuit shown in
Fig. 5b “OR” and “AND” type transistors are used, whereas
for the circuit shown in Fig. 5c only “AND” type transistors
are used. The advantage for the latter circuit is that the max-
imum number of stacked transistors for the carry signal is
reduced from two to one and the delay is decreased. For the
simulation setup the inverted carry out signal is connected to
another one bit full adder as capacitive load and the inverted
sum signal is connected to an inverter with a fan out of two.
All capacitive wire loads from the area optimized layout are
included. All 56 possible transitions for the input pattern are
applied using an ideal input driver with a rise and fall time
of 50ps. The results for the average power per pattern, the
minimum standby power and the maximum delay for the in-
verted sum and carry out signals are given in Table 2.
For a supply voltage of 0.8V one can see from Table 2
that for the circuit 3a using “OR” type TGC VeSFET the
maximum inverted carry out delay (Cout) is close to stan-
dard CMOS using the PTM 65nm model. Using ’AND’
type TGC VeSFET leads to a dramatic increase of delay for
the Cout and the Sum, but also to a dramatic decrease of
standby power (5a, AND). Comparing the IGC to the TGC
the delay is increased by 2.4 and the leakage is higher for
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Table 3. 16 bit ripple carry adder.
average average maximum
conﬁ- active standby Cout transistor
guration power power delay count
5a, OR 0.32171uW 11.273nW 4.19ns 432
5b 0.24891uW 24.064nW 24.49ns 304
5c 0.25768uW 11.676nW 20.69ns 304
5a, PTM 0.39701uW 67.165nW 2.77ns 432
the conﬁguration 3c. For the conﬁguration 5b, the leakage is
almost the same but the delay is ﬁve times higher. However
the active power for both IGC circuits is reduced compared
to the TGC (5a, OR and 5a, PTM) due to the lower capaci-
tances and, most important, the area is reduced by one third,
where the IGC area is 2.56µm2 compared to 3.24µm2 for
the TGC.
6.2 16 bit ripple carry adder
The 16 bit ripple carry adder is built from the one bit full
adder block discussed in the previous section. To reduce the
number of transistors one can alternate stages using inverted
and non-inverted signals for the input vectors. For a supply
voltage of 0.8V the results are shown in Table 3 for aver-
age active and standby power for random patterns, as well
as the maximum Cout delay for the last stage and the tran-
sistor count. For the area calculation the inverters for the
inverted input signals as well as the inverters for the sum sig-
nals are included, where the area for the TGC is 92.16µm2
and for the IGC 61.44µm2. For the input pattern an ideal
input driver with a rise and fall time of 50ps is used and all
capacitive wire loads from the layout are included.
For TGC “OR” type VeSFET implementation (conﬁgura-
tion 5a, OR) the delay is increased by 1.5 compared to the
standard CMOS using PTM 65nm (5a, PTM), however the
active power can be reduced by 20%. As expected, due to
lower drive current for the IGC VeSFET, the delay increases
for the IGC implementations (5b, 5c) by factors 6 and 5 com-
pared to the TGC VeSFET. The active power consumption
for both IGC implementations is reduced to one ﬁfth com-
pared to CMOS. The area reduction for the IGC compared to
the TGC is again one third.
7 Conclusions
In this paper the circuit design using independently con-
trolled gates using a novel Vertical Slit Field Effect Transis-
tor was demonstrated and the impact on ﬁgures of merit for
power consumption, delay, leakage behaviour and area was
presented. It was shown that the transistor count and respec-
tively the area can be signiﬁcantly reduced for logic gates,
hence the logic density per area increases. For low power
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Fig. 5. One Bit Full Adder: a) Tied Gate b) and c) Independent Gate
is increased by 2.4 and the leakage is higher for the conﬁgu-
ration 3c. For the conﬁguration 5b, the leakage is almost the
same but the delay is ﬁve times higher. However the active
power for both IGC circuits is reduced compared to the TGC
(5a, OR and 5a, PTM) due to the lower capacitances and,
most important, the area is reduced by one third, where the
IGC area is 2.56µm2 compared to 3.24µm2 for the TGC.
Table 3. 16 Bit Ripple Carry Adder
average average maximum
conﬁ- active standby Cout transistor
guration power power delay count
5a, OR 0.32171 uW 11.273 nW 4.19 ns 432
5b 0.24891 uW 24.064 nW 24.49 ns 304
5c 0.25768 uW 11.676 nW 20.69 ns 304
5a, PTM 0.39701 uW 67.165 nW 2.77 ns 432
6.2 16 Bit Ripple Carry Adder
The 16 bit ripple carry adder is built from the one bit full
adder block discussed in the previous section. To reduce the
number of transistors one can alternate stages using inverted
and non-inverted signals for the input vectors. For a supply
voltage of 0.8V the results are shown in Tab. 3 for average
active and standby power for random patterns, as well as the
maximum Cout delay for the last stage and the transistor
count. For the area calculation the inverters for the inverted
input signals as well as the inverters for the sum signals are
included, where the area for the TGC is 92.16µm2 and for
theIGC 61.44µm2. Fortheinputpatternanidealinputdriver
withariseandfalltimeof50psisusedandallcapacitivewire
loads from the layout are included.
For TGC ’OR’ type VeSFET implementation (conﬁgura-
tion 5a, OR) the delay is increased by 1.5 compared to the
standard CMOS using PTM 65nm (5a, PTM), however the
active power can be reduced by 20%. As expected, due to
lower drive current for the IGC VeSFET, the delay increases
forthe IGC implementations(5b,5c) by factors6 and 5 com-
pared to the TGC VeSFET. The active power consumption
for both IGC implementations is reduced to one ﬁfth com-
pared to CMOS. The area reduction for the IGC comparedto
the TGC is again one third.
7 Conclusions
In this paper the circuit design using independently con-
trolled gates using a novel Vertical Slit Field Effect Transis-
tor was demonstrated and the impact on ﬁgures of merit for
power consumption, delay, leakage behaviour and area was
presented. It was shown that the transistor count and respec-
tively the area can be signiﬁcantly reduced for logic gates,
hence the logic density per area increases. For low power
circuits standby patterns are favorable where both transistor
gatesareonthesamepotentialofferingevenless leakagecur-
rent. HoweverduetothelowerdrivecurrentintheIGC mode
of operation the delay will be increased. For this reason in-
dependent double gate transistors are not the ﬁrst choice for
high speed circuits but ﬁt perfectly in the low power applica-
tion domain.
Fig. 5. One bit full adder: (a) Tied Gate (b) and (c) Independent
Gate.
circuits standby patterns are favorable where both transistor
gatesareonthesamepotentialofferingevenlessleakagecur-
rent. However due to the lower drive current in the IGC mode
of operation the delay will be increased. For this reason in-
dependent double gate transistors are not the ﬁrst choice for
high speed circuits but ﬁt perfectly in the low power applica-
tion domain.
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